



Horizon 2020 Programme

Open-Source Network Tester on NetFPGA-SUME Platform

22nd June

Jong Hun, Han

Computer Laboratory, University of Cambridge



NetFPGA-SUME Specification

NetFPGA-SUME platform features



- Xilinx Virtex-7 XC7V690T FFG1761-3
- Two 4GB DDR3 SODIMMs 64 bit wide buses clocked at 850 MHz
- Three 72Mbit QDRII+ SRAMs 36 bit wide buses clocked at 500 MHz
- Two SATA III ports
- Micro-SD Card Slot
- Two 512Mbit flash modules
- PCI-E Gen3 x8 supporting 8Gbps/lane
- Four SFP+ interfaces supporting 10Gbps
- HPC FMC Connector

Open-Source Network Tester



- Collaboration project 2014 Cambridge, Stanford, Princeton, CNRS, and Google.
- Available on the NetFPGA-10G platform
- NetFPGA-SUME port released Feb 2017 with new features
- Open source hardware and software platform for network test, publicly available

https://osnt.org

https://github.com/NetFPGA/OSNT-Public/wiki

 Low cost, low jitter, flexible to update, scale-out, no CPU usage, nano-second resolution measurement

Commercial Network Testers

...this has led to a multi-billion dollar industry in network test equipment...



- Commonly closed and proprietary systems
- Limited flexibility
- Well outside the reach of most universities and research laboratories

Network Tester Comparison

 OSNT is flexible, high resolution, and full line rate performance at low cost

	Cost	Flexibility	Resolution	Line Rate
ÍXÍA SPIRENT. Endace power to see all	\$\$\$ \$\$	K	0	
DPDK, SW tools	(\$)		X	
 L	\$			

OSNT-NetFPGA-SUME Main Features

- Open-Source Network Tester for HW packet traffic generation and monitor.
- Available on NetFPGA-10G and NetFPGA-SUME.
- 4x10Gbps traffic generation and monitor.
- High resolution timestamp at 6.4nsec (156.25MHz).
- GPS synchronized measurement system.
- QDR and DDR3 memory based traffic generator.
- Cut, Hash, and Batch processes to manage capture workload.
- HW and SW for the implementation are open-source.
- Flexible to modify and add more features...

OSNT System Configuration

Configuration of OSNT Systems on the NetFPGA-SUME platform



OSNT - Traffic Generator



Traffic generator FPGA HW structure

- 4x10G Pcap replay engine
- Pcap file controller
- Delay module
- Rate limiter
- Tx Timestamping

OSNT-Traffic Monitor



Traffic monitor FPGA HW structure

- Stats collector
- 4x10G packet capture
- TCAM-based Packet Filter
- Cut-Hash function

OSNT-Graphic User Interface

• OSNT GUI – Extensible Generator and Monitor GUI in Python.

	SNT Generator	ener	ator G													
Console																
PCAP ENGIN	IE Dese Sile	Deplay Cat	Deplay Cat Display	Maga adda law	. Mam as	lde bieb										
Interrace	Рсар ніе	Reptay Cht	Replay Chi Display	Mem_addr_tow	Mem_ac	Jar_nign										
0	1500.cap	10000000	10000000	0x0	0x30											
1	Select Pcap File	0	0	0x30	0x30											
2	Select Pcap File	0	0	0x30	0x30			OSNT-SUME Moni	tor		nit	tor C	1 1 1			
3	Select Pcap File	0	0	0x30	0x30		Console STATS						UI			
RATE LIMITE	R						Port	Pkt Cnt	Vlan Cnt	IP Cnt		UDP Cnt	TCP Cnt	Pkts/s	Bits/s	
Interface	Rate Input	Rate Disp	lay Enable	2	Reset		0	12061355	0	12061	355	12061355	0	822.368K	9.868G	
0		9.87Gbps	100.0000%	Enable		Reset	1	0	0	0		0	0	0.0	0.0	
1	8	9.87Gbps	100.0000%	Enable		Reset	2	0	0	0		0	0	0.0	0.0	
							3	0	0	0		0	0	0.0	0.0	
2		9.87Gbps	100.0000%	Enable		Reset	FILTER	RULES								
3		9.87Gbps	100.0000%	F - 1.1			Entry	SRC IP	SRC IP MASK	DST IP	DST I	P MASK L4 POR	r L4 PC	RT MASK PROTO	PROTO M	ASK
	U.S.			Enable		Reset	0	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ĥ
INTER PACK	ET DELAY	Delau Deelaeut	Dalau Dan Diaglau	Fachla	Derek		1	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Incertace	Delay Source	Delay Reg Input	Delay Reg Display	Enable	Reset		2	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
0	Satipc	0	Ons	Enable		Docot	3	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
	Set IPG	0		Enable		Reset	4 F	N/A	N/A		N/A	N/A	N/A	N/A	N/A	
1	Set IPG	0	Ons	Enable		Reset	6	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
2			0.05				7	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
2	Set IPG	0	0113	Enable		Reset	8	N/A	N/A	N/A	, N/A	N/A	, N/A	N/A	, N/A	
3	Set IPG	0	Ons	Enable		Reset	9	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Timestamn	Dy and Ty D	° Jocition		Lindbre		Reper	10	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	·
	RX TS Pos	osition	TX TS	Pos	0		CUTTE	R and TIME	R							
		U			U		Cut to Leng	th: N/A		FPGA Timer:		183.13438784			Hash	
1	RX TS Pos	0	TX TS	Pos	0											
2	RX TS Pos	0	TX TS	Pos	0											
3	RX TS Pos	0	TX TS	Pos	0											

OSNT-Command Line Interface

 Command-Line-Interface is also available to create a script automating the test process.

😣 😑 💿 /root/osnt-sume-master/OSNT-SUME-live/projects/osnt/sw/host/app/tools	
/root/osnt-sume-master/OSNT-SUME-live/projects/osnt/sw/host/app/tools	113x40
/root/osntsume-master/OSNT-SUME-live/projects/osnt/sw/host/app/tools total 6256 drwxr-xr-x 2 root root 4096 Apr 11 13:31 . drwxr-xr-x 7 root root 4096 Mar 25 10:53 -rw-r-r-r-1 root root 2778 Apr 4 14:55 ext_mem_access.py -rw-r-r-r-1 root root 2778 Apr 4 14:55 ext_mem_access.py -rw-r-r-r-1 root root 0 Mar 25 10:53	<pre>Packet No : 0 Byte No : 0 Packet No : 0 Byte/Sec :0.0 Packet No : 0 Byte/Sec :0.0</pre>
<pre>root@nf-test111:tools\$ python/cli/osnt-tool-cmd.py -ifp0/sample_traces/1500.cap -flt .</pre>	VLAN NO : 0 IP NO : 0 UDP NO : 0 TCP NO : 0
ם דמממם -נטום דממם -נצצם 0 -נצצם / -נטו דממם -ננאם -נוש	Pkt/Sec :0.0 Byte/Sec :0.0
	Prize> Packet No: 0 Byte No: 0 VIAN No: 0 TCP No: 0
	nf3 => Packet No : 0 Byte No : 0 VLAN No : 0 IP No : 0 UDP No : 0 TCP No : 0 Pkt/Sec :0.0 Byte/Sec :0.0 OSNT TimsStamp Counter: 34.381888 sec. Cutter size : Disabled Proce Ctrl C to exit

OSNT-Switch Latency Measurement

 Switch latency measurement results with OSNT against different packet lengths



Han J. H., Mundkur P., Rotsos C., Antichi G., Dave, N., Moore A. W, and Neumann P. G., Blueswitch: Enabling Provably Consistent Configuration of Network Switches, ANCS 2015

OSNT-OF Controller Latency

 Example Experimental Setup for Fine-Grain SDN measurement – L2 Learning Switch



Data Traffic Link

OSNT-OF Controller Latency

The latency results of the OF controllers measured by the OSNT –
 L2 Learning Switch latency between 4 → 5 by the controllers



OSNT-Reproduce Packet Traces

- Traffic generation with the timestamp in the PCAP traces
- Use created or dumped the PCAP traces with the timestamp
- Able to replicate and reproduce the same IPG traffic

Timestamp

01:00:00.100000	IΡ	192.168.1.1.100	λ	192.168.1.2.101:	UDP,	length	22
01:00:00.200000	IΡ	192.168.1.1.100	>	192.168.1.2.101:	UDP,	length	86
01:00:00.300000	IΡ	192.168.1.1.100	>	192.168.1.2.101:	UDP,	length	214
01:00:00.400000	IΡ	192.168.1.1.100	>	192.168.1.2.101:	UDP,	length	470
01:00:00.500000	IΡ	192.168.1.1.100	>	192.168.1.2.101:	UDP,	length	982
01:00:00.600000	IΡ	192.168.1.1.100	λ	192.168.1.2.101:	UDP,	length	1458
01:00:00.700000	IΡ	192.168.1.1.100	٨	192.168.1.2.101:	UDP,	length	982
01:00:00.800000	IΡ	192.168.1.1.100	٨	192.168.1.2.101:	UDP,	length	470
01:00:00.900000	IΡ	192.168.1.1.100	>	192.168.1.2.101:	UDP,	length	214
01:00:01.000000	IΡ	192.168.1.1.100	>	192.168.1.2.101:	UDP,	length	86

OSNT-Reproduce Packet Traces

- Traffic generation with the timestamp in the PCAP traces
- Use created or dumped PCAP traces with the timestamp
- Able to replicate and reproduce the same IPG traffic



OSNT-Reproduce Packet Traces

- Burst traffic generation with the timestamp in the PCAP traces
- Use created or dumped the PCAP traces with the timestamp
- Able to replicate and reproduce the same IPG and Inter-Burst-Gap (IBG) traffic



OSNT-SUME-live Github

OSNT-SUME-live is publicly available.

NetFPGA / OSNT-SUME-liv	Ve Private	💿 Unwatch 🗸	20 🖈 Star 0 😵 Fork 2
↔ Code ① Issues 0 î¹ P	ull requests 0 🗏 Projects 0 🗐	🗄 Wiki 👍 Pulse 🛄 Graphs 🐇	Settings
SNT for NetFPGA-SUME board			Edit
	∲ 1 branch	🛇 4 releases	a contributors
ranch: master - New pull request]	Create new file Upload	files Find file Clone or download -
💭 jhhan Merge branch 'master' of ht	ttps://github.com/NetFPGA/OSNT-SUME-live	e de la companya de l	Latest commit 1a058a2 7 days ago
contrib/challenge2017	NetFPGA design challenge 2017, added	the first test	12 days ago
lib	Update the extmem packet replay contr	oller and add the qdr i/f contro	7 days ago
rojects	Update minor in 10g rx and tx cores. Ad	Id comments to the timestamp mo	a month ago
ripts	Add the first clean repo.		8 months ago
til	update pcap_gen to support configurab	le source and dest MAC addresses	12 days ann
lakefile	Add Makefile for ip core and sw driver g	generation.	
README.md	Update the release not link.		
图 README.md			
OSNT			

Q&A

OSNT-Latency Measurement

- Switch latency measurement with timestamp mechanism
- Timestamp 64bit Fixed-Point representation with 32bit Precision

