

Università della Svizzera italiana



A Programmable Framework for Validating Data Planes

Pietro Giuseppe Bressana

Research Advisors: Prof. Robert Soulé Dr. Noa Zilberman

Emerging In-Network Computing



Programmable Hardware In The Cloud

nvidia GPU CLOUD



Microsoft Catapult



Google Cloud Platform (TPU)



Some of these technologies are accessible to users

In-Network Computing: New Challenges



No software-like debugger in hardware



NetDebug: Programmable Architecture



A Programmable Framework

P4:

a language for designing programmable data planes

NetDebug:

create programmable application-specific validation environments



Software Formal Verification Tools



External Debuggers



Reactive: cannot debug if no output



Performance limitations:

RX: cannot check packets at line rate in real time; TX: limited by interconnect, PHY, etc...

Debug Information



The Flexible Pipeline ...



... Killed By Closed-Source Compilers

No open-source P4 to hardware compiler, closed-source compilers are **limited**:



Need to balance flexibility & resource usage

Evaluation of NetDebug



Ongoing & Future Work

- \checkmark Programmable generator;
- \checkmark Programmable checker;
- \checkmark Management interface;
- \checkmark Tested learning switch;

Language extensions:



14



Network caching



Conclusions



Summary & Questions



pietrobressana.github.io - pietro.bressana@usi.ch